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Abstract 
This thesis investigates the scope of parallelism of the lossless JPEG-LS encoder. The input 
is not taken to be the entire image anymore; instead it is streams of pixels from an image 
sensor in every clock cycle. So the data dependencies that already exist due to the context 
modelling process and the effect of incomplete image data were analyzed thoroughly here. 
Other approaches of parallelism in JPEG-LS (e.g. pipelined hardware or software 
implementations that modify the context update procedures) deviate from the standard 
defined by ISO/ITU. On the other hand, the proposed technique here is fully compatible to 
the standard. In this work, a unique pixel loading mechanism (i.e. in the form that the encoder 
expects them to be) was developed from the streams of pixel. Later in order to store the pixels 
of the same context that are yet to be processed, another unique buffering mechanism was 
developed. However the context distribution of individual pixel determines the maximum 
achievable parallelism and thus a fixed value is not guaranteed in any case. 
The thesis also presents a vhdl implementation of the proposed parallel JPEG-LS encoder. 
The target hardware for this design was an FPGA board (Virtex 5). The design was also 
compared with the sequential hardware implementation and other parallel implementation in 
terms of speed up mainly. However there were some obstacles that restricted the actual 
synthesis. Possible reasons behind them are discussed with further suggestions for future 
work. 
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Chapter 1 : Introduction 
1.1 Motivation 
Since the dawn of civilization human being has relied on images in order to express 
themselves and record information. This is even more effective when explaining complex 
scientific processes. Another most important application of images are capturing moments of 
life either in the form of still pictures or videos (motion pictures). In the present digital world, 
it is therefore of no wonder that images now are being represented in digital format mostly. 
Most of the applications of today need images to be transferred over the Internet, 
broadcasting mediums (for television) or satellite communication. Whatever be the transfer 
media, there is a bandwidth limitation for each of them. When not transferring, images need 
to be stored somewhere. Although storage mediums are also getting larger day-by-day, yet 
there is always an upper bound to this amount and the need for image storing is getting higher 
in greater pace. Therefore a new sector of image processing comes into play where images 
are compressed for ease of transformation and storage.  
Unlike other data compressions, images can persist with neglecting information that is not 
perceivable by the human observer. However, applications like medical imaging, space-craft 
landing and many others require having the image without any loss and thus the lossless 
image compression came into being. In lossless compression schemes there are two 
consecutive working phases: modelling and coding. The modelling of the image data in the 
probabilistic model form can be done either statically where a single constructed model is 
available for the data, or it can be done adaptively where the model gets dynamically updated 
during the compression process itself. The adaptive modelling technique is realized in most 
of the present lossless image coders such as CALIC coder, Sunset algorithm and JPEG-LS. 
JPEG-LS is the newly ITU/ISO standard for lossless image compression among various 
existing lossless compression schemes. This algorithm is of relatively low complexity, low 
storage requirement and its compression capability is efficient enough. In addition, its data 
processing follows a raster scan sequence, which is just consistent with the way most image 
sensors release image data. So this is ideal for hardware implementation. 
On the field of hardware architecture and parallel computing, there has been immense 
revolution in the last couple of years. As a result, there have been several attempts of 
implementing the JPEG-LS algorithm in parallel hardware. But they all had the basic 
structure built on the arrangement that the entire image is available prior the compression 
work. On the other hand, the data streaming system is getting more popular everyday and 
many of the image sensors work in this atmosphere. Yet there has not been any work done 
that combines the streaming image input system with parallel hardware architecture of JPEG-
LS.  
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1.2 Application Setup 
The main two features for this thesis is parallel hardware implementation of JPEG-LS and 
streaming image input to this hardware. With these two issues in mind an application 
environment is built where the image is first read in streams of data that are the outputs of an 
image sensor. These image streams are then compressed in an FPGA board that has been 
configured by VHDL (VHSIC hardware description language). These two parts (sensor and 
FPGA) are finally integrated into a single component which is equivalent to a high-speed 
intelligent camera. This is described in more detailed in Section 4.3.1. 
1.3 Thesis Structure 
This report is organized in 7 chapters. The properties and characteristics of the used hardware 
devices are explained briefly in Chapter 2. Chapter 3 describes the JPEG-LS algorithm 
highlighting the main concepts necessary to understand the current implementation. Chapter 
4 first presents some of the prior work on parallelizing JPEG-LS with brief description of a 
more recent implementation with GPU. With a concise description about streaming system, 
the basic system environment for this thesis is then illustrated. Finally the theoretical 
motivation behind various choices of the design is established with experimental data. 
Chapter 5 describes in detail the actual structure of all the inner-modules of this design. 
Chapter 6 basically summarizes the performance and their analysis of this implementation 
and also compares the system features with that of sequential and GPU implementation. 
Chapter 7 finally concludes this report presenting the possible future work in this direction. 
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Chapter 2 : Hardware Description 
As has been mentioned in Section 1.3, the hardware setup mainly consists of 2 devices: 
image sensor and FPGA board. These two components provide with different functionality 
mostly depending on cost. Also, for the sensors there are conflicting parameters such as 
frame-rate vs. image quality. Therefore, a trade-off has to be found based on the device 
characteristics which are discussed in this chapter. 
2.1 Image Sensor 
A device that measures a physical quantity and converts it into a signal that is readable to an 
observer or by an instrument is called a sensor. The physical quantity can be light, weight, 
temperature etc and in present days most of the readable data is of electric or electronic form. 
Therefore, the device that converts an optical image into an electronic signal is known as an 
image sensor.  
In earlier times there were analog sensors known as video camera tubes. However, sensors 
that are used in present days are of two types mainly: charge-coupled device (CCD) or 
complementary metal-oxide semiconductor (CMOS). Both of their task is to capture light and 
convert it into electrical signals. There are millions of photosensitive diodes on the surface of 
these fingernail-sized silicon chips. They are called photosites and each of them captures a 
single pixel in the photograph to be. In a digital camera, when a picture is taken, the camera’s 
shutter opens briefly and each photosite on the image sensor records the brightness of the 
light that falls on it by accumulating photons. More light hitting a photosite means more 
photon is recorded. Therefore, photosites that capture light from highlights in a scene have 
many photons as opposed to shadows in a scene that result in few photons only. 
There is a grid of small photosites on the surface of both CCD and CMOS image sensors. 
However, they differ from one another in the way they process the image and their 
manufacturing procedure. 
A CCD image sensor is an analog device. Light is held as a small electrical charge in each 
photo sensor (photosite) when it strikes the chip. The charges then are converted to voltage, 
one pixel at a time as they are read from the chip. These voltages are converted into digital 
information with the help of additional circuitry in the camera. On the other hand, using the 
CMOS semiconductor process a CMOS imaging chip is made that is a type of active pixel 
sensor. There are extra circuitries next to each photo sensor (as opposed to CCD) that convert 
the light energy to a voltage. Additional circuitry on the chip may be included to convert the 
voltage to digital data. 
Compared to CCDs, CMOS can be implemented with fewer components, use less power and 
is able to provide faster readout. It is also less expensive to manufacture CMOS sensors than 
CCD sensors. Therefore, CMOS sensors are getting more popular today even though CCD is 
a more mature technology. 
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2.1.1 LUPA 3000 
In this design, LUPA 3000 is used as the image sensor. It is a high speed CMOS image 
sensor. The image resolution of this sensor is 1696 by 1710 pixels. The pixels are 8 μm x 8 
μm in size. It delivers 8-bit colour or monochrome digital images with a 3 Mega Pixel 
resolution. The frame rate for this is 485 fps that makes this sensor ideal for high speed vision 
machine, intelligent traffic system, and holographic data storage. The LUPA 3000 captures 
complex high speed events for traditional machine vision applications and various high speed 
imaging applications.  
 
Figure 2.1: LUPA 3000 
The sensor has 32 low-voltage differential signalling (LVDS) serial outputs. LVDS is an 
electrical digital signalling system that can run at very high speed over inexpensive twisted-
pair copper cables. However, at the sensor-to-FPGA interface, the serial LVDS outputs are 
fed through a deserializer known as “LVDS receiver” where they are separated into 32 
different data channels. Thus the ultimate outputs are 32 pixels coming in parallel from the 
sensor (see Figure 2.2). 
 
Figure 2.2: Parralel output mechanism for LUPA 3000 
Though at full resolution, the frame rate of this sensor is only 485 fps, higher frame rates can 
be achieved by windowing that is programmable over the SPI (Serial Peripheral Interface) 
interface. There is an on-chip sequencer that generates all the required control signals for the 
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image core, the ADCs (Analog to Digital Converter), and the on-chip digital data processing 
path. This sequencer supports the windowed readout at frame rates up to 10000 fps. 
Thus the use of CMOS technology at the core of the sensor, high speed mechanism and a 
promising frame rate makes this sensor ideal to be chosen as the image sensor for our design. 
2.2 FPGA Board 
A field-programmable gate array (FPGA) is an integrated circuit designed to be configured 
by the designer or customer after manufacturing. The configuration of the FPGA is generally 
specified using a hardware description language (HDL). The FPGA is able to implement any 
logical function that an ASIC (application-specific integrated circuit) could perform.  
FPGAs have programmable logic components known as “logic blocks” and a hierarchy of 
reconfigurable interconnects that allow the blocks to behave as many changeable logic gates 
that can be inter-wired in many different configurations. These logic blocks can be 
configured in a way to perform complex combinational functions, or just simple logic gates 
like OR and XOR. Most of the FPGAs also include memory elements that are simple flip-
flops or more complete blocks of memory. 
 
Figure 2.3: FPGA board (Virtex 5) 
The development of FPGA started from programmable read-only memory (PROM) and 
programmable logic devices (PLDs). PROMs and PLDs both had the option of being 
programmed in batches in a factory or in the field (field programmable). The structure of a 
complex programmable logic device (CPLD) is restrictive consists of one or more 
programmable logic arrays that results in less flexibility. On the other hand, the FPGA 
architectures are dominated by interconnect that make them far more flexible in terms of the 
range of designs that are practical for implementation within them and also make it far more 
complex to design them. 
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Today the choice of the correct FPGA board depends mostly on the configurable logic blocks 
(CLBs), on-chip memory, system clock speed, etc. Based on these features Virtex-5 was 
chosen to be the correct FPGA board for this design. 
2.2.1 Virtex-5 
The exact FPGA board that was used through the entire design phase of this implementation 
was XC5VLX50T-2FF1136. This is not just some random name that has been picked up for 
this design. The naming convention has been depicted in Figure 2.4. 
.  
Figure 2.4: Naming convention of Xilinx FPGA 
The Virtex-5 LXT indicates that the platform of this board is high-performance logic with 
advanced serial connectivity. It has flexible configuration options with SPI and parallel 
FLASH interface. The built-in SPI meets the requirement for the LUPA 3000 and FPGA 
interface.  
Then there is another design parameter named as “speed grade”. Originally speed grades for 
FPGAs represent the time through a look-up table (LUT). Since this FPGA board is from 
Xilinx, therefore, a higher number for speed grade represents faster system. Virtex-5 speed 
grades are -1 (slowest), -2, and -3(fastest). Each speed grade increment is around 15% faster 
than the one before it. 
Next and the most important design parameter for this case was the on-chip memory. In this 
design for storage of pixels, block RAMs are used. There are up to 16.4 Mbits of integrated 
block memory that are usually 36-Kbit blocks with optional dual 18-Kbit mode. The port 
width of the blocks can be independent (x1 to x72). These are the most desirable qualities 
that made this particular board suitable for this design. 
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Chapter 3 : JPEG-LS, Algorithm for Lossless 
Image Compression 
Unlike the lossy mode of JPEG (which is based on Discrete Cosine Transform, DCT), a 
simple predictive coding model known as differential pulse code modulation (DPCM) is 
employed for the lossless coding process. This is a model in which neighbouring samples that 
are already coded in the image estimates the predictions of the sample values. DPCM 
encodes the differences between the predicted samples instead of encoding each sample 
independently. Thus the compression ratio using this technique is much higher than other 
lossy ones. 
JPEG-LS is a lossless/near-lossless compression standard for continuous-tone still images. 
Like other lossless data compression schemes it also consists of two distinct and independent 
components: modelling and coding. LOCO-I (LOw COmplexity LOssless COmpression for 
Images) is the core algorithm of the modelling part of JPEG-LS.  
3.1 Basic Encoding Procedure  
According to the JPEG-LS standard, the image is read and then sampled in a raster scan 
order. Inside this standard there are prediction, residual modelling and context-based coding 
of the residuals. The encoding mode of this standard has two types which are described in the 
following sections. 
3.1.1 Regular Mode 
The regular mode occurs when a pixel has a value that is different from its previously 
scanned neighbourhood pixel of the same image line. Pixels that are encoded in this mode are 
called regular-mode pixels. Regular mode pixels achieve encoding by predicting their values 
based on their context numbers. Then the prediction error is encoded by a Golomb coder. 
3.1.2 Run Mode 
The run mode occurs when a pixel has the same value as its previously scanned 
neighbourhood pixel of the same image line.  Pixels that are encoded in this mode are called 
run-mode pixels. The encoding procedure for this mode is slightly different than that of the 
regular mode. First of all there is no prediction in this mode. It encodes only the count of the 
consecutive run-mode pixels that constitutes a run-segment. In addition, it also encodes the 
ending of the run-segment. 
3.2 Detailed Description of Encoding Procedure 
The individual functioning blocks that are obtained from the standard (FCD) are described 
here in detail. In this implementation, the near lossless mode of JPEG-LS is not considered. 
Therefore, all the code belonging to this mode is omitted from this section as well. The basic 
block diagram of JPEG-LS has been depicted in Figure 3.1 where both the modelling and 
coding part have been included. 
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Figure 3.1: Functional block diagram of JPEG-LS 
3.2.1 Context Determination 
Other than the prediction, all the other functioning steps have number of variables in arrays, 
the index of which are known as the context number. To derive this number at first the local 
gradients are computed that are then quantized to 9 connected regions. This quantization 
reduces the amount of required memory for encoding and allows for a larger number of 
samples to be coded in the same contexts resulting in a better achieved statistics.  
 
Figure 3.2: Neighbourhood pixels of the current sample pixel, x 
3.2.1.1 Local Gradient Computation 
In JPEG-LS, the encoding of the prediction residual that is conditioned by the context is built 
out of local gradients. Therefore, this is the first step of the context determination procedure. 
Here the local gradient values, D1, D2, and D3 of the neighbourhood samples are computed. 
The computation procedure is showed in Figure 3.3.  
 
Figure 3.3: Local gradient computation for context determination 
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3.2.1.2 Mode Selection 
If the local gradients computed above are all zeros then the encoder shall enter the run mode, 
otherwise it will enter the regular mode (see Figure 3.4). If the run mode is selected, the 
encoder shall proceed as has been described in Section 3.2.5. Whereas Section 3.2.2 to 3.2.4 
describes protocols for the regular mode. 
 
Figure 3.4: Mode selection procedure for lossless coding 
 
Figure 3.5: Quantization of the gradients 
3.2.1.3 Local Gradient Quantization 
The next step of context determination is the context quantization. For an 8-bit per pixel 
alphabet, the default quantization regions are {0}, ±{1,2}, ±{3,4,5,6}, ±{7,8, ... , 20} and ±{e 
| e ≥ 21}. Keeping the central region {0}, the other boundaries can be adjusted. If a choice 
was made collapsing the quantization regions, then there will be a smaller effective number 
of contexts. This can be applied when small images need to be compressed. On the other 
hand, for medium-sized or large images, more contexts could be afforded without sustaining 
an excessive model cost. However, increased number of contexts also increases the resource 
requirement that is not much justifiable as the improvement in compression is insignificant. 
Quantization of the local gradients in the regular mode follows the procedure as shown in 
Figure 3.5. The three local gradients (D1, D2 and D3) are compared to three non-negative 
thresholds T1, T2, and T3. According to their relation with these threshold parameters a 
vector (Q1, Q2, Q3) is build representing the region number. Each of these nine regions are 
indexed with -4, ... , -1, 0, 1, ... , 4. 
3.2.1.4 Quantized Gradient Merging 
If the first non-zero element of the vector (Q1, Q2, Q3) is negative, then all the signs of this 
vector shall be reversed to obtain (-Q1, -Q2, -Q3). A new variable is introduced at this stage 
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known as SIGN that shall be set to -1 in such a case, otherwise to +1. This merging of 
contexts results in a total of 365 contexts instead to 729. 
 
Figure 3.6: Quantized gradient merging 
After this merging, the vector (Q1, Q2, Q3) need to be one-to-one mapped to a single integer 
value, q in the range [0...364]. This q value is known as the context number of the sample x. 
The function for the mapping is shown in Figure 3.6. 
3.2.2 Prediction 
There are two types of prediction in the regular mode of the LOCO-I/JPEG-LS. One is the 
fixed predictor and the other one is the adaptive one. This is an important step as the error 
that is the difference between the actual and the predicted value of the pixel is encoded in the 
end.  
3.2.2.1 Edge-detecting predictor 
The fixed predictor used in the prediction phase of LOCO-I can be interpreted as a median 
edge detector. For this, comparisons of the three surrounding pixels, a, b, and c, are made to 
see if any horizontal or vertical edge can be detected. When an edge is detected among these 
three pixels, the pixel that is not on the edge will be taken as the predictive value. Thus, the 
predicted value will be ‘b’ if there is a vertical edge to the left of ‘x’ and it will be ‘a’ if there 
is an horizontal edge above ‘x’. Otherwise, the predictive value will be a well balanced value 
(a+b-c) drawn from all three pixels. This is shown in Figure 3.7. 
 
Figure 3.7: Edge-detecting predictor 
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3.2.2.2 Prediction Correction 
After getting the fixed predicted value Px, it need to be corrected according to an adaptive 
correction mechanism illustrated in Figure 3.8. This correction depends both on the SIGN 
variable and the cumulative correction values stored in C[q]. The new value of Px then shall 
be clamped to the range [0 ... MAXVAL].  
 
Figure 3.8: Prediction correction from the bias 
3.2.2.3 Computation of Prediction Error 
The prediction error, Errval shall be computed next using the corrected prediction value Px 
and the original pixel value Ix in the way shown in Figure 3.9. The sign of Errval here 
depends on the SIGN variable. 
 
Figure 3.9: Computation of prediction error 
3.2.2.4 Modulo Reduction of the Prediction Error  
The error is next reduced to the range relevant for coding, (- ) 
with the steps depicted in Figure 3.10. 
 
Figure 3.10: Modulo reduction of the prediction error 
3.2.3 Prediction Error Encoding 
After deriving the error value, the next step in the regular mode is to encode it. At first the 
Golomb coding variable k is computed by the variables A[0...364] and N[0...364]. Then the 
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variable Errval is mapped to a non-negative integer, MErrval and finally encoded using the 
code function LG(k, LIMIT). 
3.2.3.1 Golomb Coding Variable Computation 
In Figure 3.11, the procedure to calculate the Golomb coding variable k is portrayed. As can 
be seen that this parameter is computed by the variable A[q] and N[q]. Therefore, it can be 
concluded that even the Golomb coding is context dependent. This value of k for a given 
context is updated each time a pixel with the same context is found. 
 
Figure 3.11: Computation of the Golomb coding variable, k 
3.2.3.2 Error Mapping 
In this stage the prediction error, Errval is mapped to a non-negative value, MErrval as 
shown in Figure 3.12. For lossless coding, according to the value of Golomb coding variable, k 
it is chosen whether to perform the “regular mapping”, or a “special mapping”.  
 
Figure 3.12: Error-mapping to non-negative values 
3.2.3.3 Mapped-error Encoding 
Finally the mapped error value, MErrval is encoded with the limited length Golomb code 
function. 
3.2.4 Context Variable Update 
After both the values of k and MErrval have been computed, the encoding procedure of the 
sample x is ended by updating the context variables A, B, C, and N. This is the last step of 
encoding. 
3.2.4.1 Update 
Figure 3.13 illustrates the update procedure of A[q], B[q], and N[q] according to the current 
prediction error. 
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Figure 3.13: Variables update 
3.2.4.2 Bias Computation 
At the end of the encoding of the sample x, the prediction correction value C[q] is updated to 
account for bias changes within the same context with the help of the variables B[q] and 
N[q]. The bias variable B[q] allows an update of the value of C[q] by at most one unit every 
iteration. This procedure is shown in Figure 3.14. 
 
Figure 3.14: Update of the prediction correction value, C[Q] 
3.2.5 Run Mode 
A different mechanism is obtained for encoding in the run mode. There is neither prediction 
nor error encoding in this mode. Starting at pixel x the encoder looks for the longest sequence 
of run pixels whose values are identical to context pixel a. This is called a run segment. If 
either a sample with different value (interruption sample) is encountered or the end of image 
line is reached, then the run mode terminates. Run scanning and run-length coding and run-
interruption coding are the two main tasks in this mode. 
3.2.5.1 Run Scanning and Run-length Coding 
At first the source image data x is read and the run length, RUNcnt is determined (see Figure 
3.15). Whether the run segment was interrupted or not is indicated by the variable EOLine. 
The encoder then encodes the RUNcnt value which provides information about the run-
segment length.  
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Figure 3.15: Run length determination for run mode 
3.2.5.2 Run-Interruption Coding 
If the run-segment is terminated by encountering an interrupt pixel, then the interrupt pixel 
itself is encoded in a quite similar manner to the regular mode of encoding. The encoding 
steps are briefly described below. 
 The index RItype which defines the context of the interrupt pixel is computed with the 
relationship between the pixels a and b.  
 The value of the interruption sample is predicted by this RItype index and then the 
error, Errval is computed. 
 Then the sign of Errval is corrected that is analogous to the context-merging process 
in regular coding mode. After this, the error is reduced using the variable RANGE. 
 The auxiliary variable TEMP is computed that is used for the computation of the 
Golomb variable k. 
 The context variable is calculated as q = 365 + RItype. At the same time following the 
same procedure as in the regular mode, the Golomb variable k is computed. 
 A flag map is computed that influences the mapping of Errval to non-negative values. 
 Errval is mapped to a non-negative value, EMErrval. 
 Following the same procedure as in the regular mode, EMErrval is encoded by the 
limited length Golomb coding function LG(k, glimit) 
 The context variables A[q], N[q] and Nn[q] for run interruption sample encoding are 
updated.  
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Chapter 4 : Parallelizing JPEG-LS 
Most of the image compression schemes today have some sort of adaptive nature in their 
algorithms, thus making it more difficult to parallelize them. JPEG-LS is not unlike them. 
The very adaptive error modelling of its algorithm ultimately turns this into a highly data 
dependent at some stage and makes it sequential in nature. Despite this there has been many 
efforts to parallelize this, where most of them have incremented the efficiency and speed of 
the original algorithm. In this chapter, some of these efforts have been mentioned briefly and 
the overall scopes of parallelization of JPEG-LS have been explored. 
4.1 Prior Work 
In (Klimesh, Stanton and Watola), an early FPGA based hardware implementation, referred 
to as FPGA-LOCO was found that modified the LOCO-I algorithm in order to lower the 
implementation complexity. The run length encoding was ignored because of its high 
complexity. Also, a different context window was used that included the pixel on left of ‘a’ 
which resulted in having a total of 767 contexts as opposed to 365 contexts of the standard. 
Thus this implementation has been considered as incompatible with the LOCO-I, even 
though it reported 15% better compression than the Rice algorithm. 
Using VHDL, a more recent implementation (Savakis and Piorun) explored the feasibility of a 
complete standard-compliant encoding and decoding of LOCO-I. In that design, context table 
and two image rows (1024 pixels in a row) are stored in the on-chip memory which is about 4 
KB and consumes about 86% of the total chip area; it was considered to be the slowest part of 
the design. By pipelining the computations that do not depend on the previous ones, a limited 
parallelism was obtained. For example, the context variable update at the end of prediction 
error encoding and retrieving pixel values from memory for the context of the next sample. 
By this improvement, software simulation showed an average 17% increase of speed over HP 
LOCO-I software implementation. 
In (Ferretti and Boffadossi), a modified implementation of LOCO-I with a parallel pipelined 
version was reported. This parallel implementation has three six-stage pipelines: one that 
handles the run-length mode, and the other two independently process two samples X1 and 
X2 with separate memories for the context statistics. Thus the required memory for context 
statistics collection is doubled. The overall latency of this architecture is 8 clock cycles, but 
the speed up achieved is almost 2, and the decrease in compression ratios is minimal. 
However, the run-mode encoding has been remained sequential as the design did not provide 
any improvements for this. 
A standard-compatible, fully pipelined hardware implementation was proposed in (Merlino 
and Abramo). In order to achieve higher throughput, multiple clock domains (a double-
frequency) have been used to overcome the context-dependency problem and as a result to 
avoid the pipeline stalling. Another fully pipelined implementation (Papadonikolakis, 
Kakarountas and Goutis) on the other hand, used a look-ahead technique for the computation 
of prediction residuals to prevent data dependencies from stalling the pipeline. However, both 
of these two architectures still have only one output (one coded pixel) in every clock cycle. 
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A low power, fully pipelined VLSI architecture of JPEG-LS encoder was proposed in (Li, 
Chen and Xie) by analyzing the features unfit for parallel computation and low power 
implementation. A real time data processing of the encoder was ensured by this parallel, fully 
pipelined structure. The dedicated clock management scheme ultimately reduced 15.7% of 
overall power consumption. This proposed JPEG-LS encoder has been applied in a wireless 
endoscopy system. 
The proposed design in (Wahl, Wang and Chensheng) was capable of encoding n pixels 
concurrently by achieving parallelism by delaying the context update procedure by n pixels. 
Based on an average error value, only one context update was performed for all the same-
context pixels involved in one parallel encoding operation. That is, the total number of 
updates made per context over the entire image is less than standard for n > 1. Thus the 
design deviates from the standard. Another deviation is that instead of raster scan order, n 
lines were processed in parallel and pixels within each line were processed sequentially 
which caused a different context update order. Therefore, a large bandwidth buffers for 
creating interleaved bit-streams was in demand. Run-mode encoding remained unaffected 
because of the sequential line processing method of itself. As a result of the relaxed context 
update, the loss in compression ratios is less than 0.1% (but not in all cases). 
The most recent published work is found in (Wahl, Tantawy and Wang) where the encoding 
scheme has been parallelized with the help of GPUs. This paper has been the key point for 
this thesis work and thus been considered in detail in the following chapter. 
4.2 GPU Implementation 
The massive revolution in the last decades in parallel hardware architectures and subsequent 
parallel computing pushed the limits of processing speeds to wider boundaries, which were 
harder to achieve before by single processing hardware units. The energy-efficient 
performance increment has made multi-core processors and Graphic Processing Cards 
(GPUs) a mainstream. Most desktop and laptop systems of today’s have built-in Graphic 
cards that make them readily available everywhere. As a consequence new horizons in 
software development have been opened and software parallelism has been made an 
indispensible task. On the other hand, a fully parallelized software implementation of JPEG-
LS encoder that also has conformity with the established standard, was never been reported. 
These two factors led to the development of a new approach to parallelize the JPEG-LS 
encoder with the help of CUDA. 
4.2.1 General-Purpose Graphic Processing Unit (GPGPU) 
A GPGPU is a parallel hardware, single instruction multiple data (SIMD) architecture that is 
specialized for compute-intensive problems (which can be expressed as data parallel 
computations). 
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(a) 
 
(b) 
 
(c) 
Figure 4.1: Round encoding of pixels Px in different contexts Qi: (a) Classification of 
pixels into different contexts, (b) Sorted pixels in raster scan order for each context, (c) 
Scheduling of pixels in parallel rounds 
4.2.2 Context Round Encoding Method 
It is certain that pixels having different contexts undergo an entirely independent coding 
scheme. Thus a new scheme called context rounds was suggested by which the parallel 
encoding can be achieved. Each round contained a group of pixels which had different 
contexts and thus all of them were eligible to be processed in parallel. The context update 
procedure is performed for all pixels in a round after processing of that round. Pixels of the 
same contexts from the following round can then use the updated context variables from the 
previous round. The raster scan order was preserved by ensuring that pixels of the same 
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contexts were assigned to the encoding rounds following the same order specified by the 
standard. This is shown in Figure 4.1. Each of the pixels, Px were classified into different 
context Qi in parallel (Figure 4.1a), sorted in raster line scan order for each context (Figure 
4.1b), and then finally scheduled in parallel as rounds Rn (Figure 4.1c).  
 
(a) 
 
(b) 
Figure 4.2: Context Distribution: (a) bridge 2749x4049 pixel, (b) hdr 3072x2048 pixel 
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However, the number of pixels in each context is different. So the degree of parallelism 
attained by the round encoding method is greatly dependent on the context distribution of the 
image. The maximum theoretical speedup for this system was calculated with the following 
equation. 
 
Therefore, higher parallelism is expected in case of an image with a uniform context 
distribution than their counter-parts with less uniformity. 
As can be seen from Figure 4.2, only a few of the total 365 contexts have active pixels at any 
given time. Therefore, a load balanced system was introduced to save resources by reusing 
some of the instances for multiple contexts. An optimization/clustering problem had to be 
solved for finding out the optimal number of parallel instances for a given image. The 
contexts had to be clustered in as few sets as possible with each set containing a number of 
pixels being close to but less than the number of pixels in the largest context. In this paper, 
for scheduling any context a prioritization factor was determined from the number of pixels 
within that context. A large number of pixels means higher priority (as they have to be 
scheduled more) and vice versa. This was implemented by sorting the contexts by the number 
of pixels and processing the n largest contexts (n being the number of parallel instances in a 
round) until they become empty and are then swapped with the next largest one. 
The interrupt pixels (of context 365 and 366) for the run mode were scheduled in the same 
way as regular-mode pixels. But a few adjustments needed to be done in the way those 
contexts are coded in the kernel. Also, the non-interrupt pixels that were inside of a run, had 
to be sorted out during the context classification, along with the determination of the actual 
run-length. This was done in the same step the pixels are sorted to the context lists (Figure 
4.1b) in raster scan order. 
4.2.3 Design Methodology and implementation on GPU 
The implementation of the above mentioned method had three phases where each phase is 
responsible for executing a group of encoding tasks (including both the tasks defined by the 
standard and additional tasks required for the adaptation to the round encoding scheme). The 
overall encoder design provided an output bit stream that is identical to that of the established 
standard although the execution order of some of these tasks or their application to certain 
pixels might be different from the reference implementation (JPEG-LS Public Domain Code: 
Mirror of the UBC Implementation). Therefore, this design achieved the same compression 
ratios. 
This discussed idea was implemented on a GPU (as an exemplary chosen parallel 
architecture). The first and the third phase are running in parallel on the GPU. The context 
classification and the fixed MED prediction that are truly data parallel was performed in the 
first phase. The round encoding scheme described in Section 4.2.2 was performed in the third 
phase. However, the computational overhead needed to organize the scheduling was 
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completed in the second phase. This was the strictly sequential phase and thus was performed 
on the CPU (instead of the GPU). (See Figure 4.3) 
 
Figure 4.3: Block diagram of parallel JPEG-LS encoder with GPU [11] 
At the end since just one serial bit stream had to be written, therefore, the generation of this 
bit stream was performed sequentially as well. As the processed pixels are out of order, so no 
intermediate results could be written while still processing the current image. However, this 
could be overlapped with reading in the next image in a sequence and therefore, mainly 
would add latency to the system. 
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4.2.4 Limitations of this approach 
The theoretical maximum speed up for this design was not achieved in reality. The additional 
computations needed to be done for sorting the pixels and performing the scheduling and the 
non-optimized memory accesses inside the GPU are the two main reasons for this. Especially 
the memory access to the global memory in phase three is serialized in many cases which 
severely restricted the overall performance. 
4.3 Streaming system 
Streams or more specifically data streams are the continuous sequences of data sets. The 
individual records (data sets) are of arbitrary but fixed type. The amount of records per unit 
of time (or the data rate) may vary and be so large and availability of only limited resources 
makes the further processing of them really hard. Unlike other data sources, these data 
streams are not processed as a whole, but only sequentially. Data streams are often used for 
inter-process communication used both for transmitting data over networks and to 
communicate between processes on a computer. There are a widely recognized class of data-
intensive applications that use data streams. Examples of such applications include financial 
applications, network monitoring, security, telecommunication data management, web 
applications, manufacturing, sensor networks and others.  
The continuous transmission of data over a network or a system is referred to as streaming. 
Therefore, the data transfer at a steady high-speed rate that is sufficient to support certain 
applications (e.g. high-definition television, HDTV) or the continuous backup to a storage 
medium of the data flow within a computer or other hardware architecture is known as data 
streaming. The continuous arrival in multiple, rapid, time-varying, possibly unpredictable and 
unbounded streams appears to yield some fundamentally new research problem.  
4.3.1 Basic description of our system 
The basic structure for our system has been briefly described in Section 1.3. In this section 
we are going to describe it in detail along with the reasons behind choosing such kind of a 
system and its benefit over the previous designs and some of its limitations.  
The underlying technology of a regular digital camera is a light sensor and a program. The 
light sensor can be a Charge Coupled Device (CCD) or Complementary Metal–Oxide–
Semiconductor (CMOS) and the program is firmware that is embedded into the circuit board 
of the camera. After the image is read off the sensor and processed by the camera (firmware), 
it is represented as a bunch of numbers. The raw format of the images is extremely large. To 
store this large file 8 bits (= 1 byte) for each of the red, green, and blue channels can be used 
to describe each pixel. Thus the total size of an image file becomes (in bytes) H x V x 3, 
where H and V are the horizontal and vertical resolution, respectively. So a simple 
2048x1536 image requires 9 megabytes (9,437,184 bytes). Therefore, without any doubt, 
some form of compression is very desirable. 
In a high-speed camera, saving the recorded high speed images can be time consuming 
because the newest cameras today have resolutions up to four megapixels at record rates over 
1000 frames per second (fps) that means in one second, over 11 gigabytes of image data are 
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produced. Even though these cameras are really advanced, yet the use of slower standard 
video-computer interfaces to save the images is a bottleneck. Therefore, some form of image 
compression might become quite handy for these systems. 
In the above mentioned systems, the image is available in full length and whatever processing 
(e.g. compression or filtering) is needed is performed on the entire image (or a frame). 
Whereas, in a streaming system we do not get the entire image, only portion of it at any given 
time, like data streams.  
In Figure 4.4, such a system is described. At first there is the light sensor which is a LUPA 
3000 in our case. The sensor outputs only 32 pixels of the entire image in a single clock 
cycle. These could directly be transmitted into the computer or any other storage system just 
as they are, but it would require a rather large bandwidth to transmit in real-time. On the 
other hand if the entire image (single frame) needs to be stored in the remote device 
(containing the sensor) then it would require around 1.3 gigabytes (2.76 megabytes per frame 
* 485 frames per second) of memory to store video frames for only 1 second. Therefore, it is 
wiser to compress the data on the remote device and send the compressed data into the 
computer. A field-programmable gate array (FPGA) is used as the intermediate circuitry that 
performs this compression. So the sensor together with the FPGA board build the remote 
device (can be called as an intelligent camera).  
 
Figure 4.4: Block diagram of the entire streaming environment 
4.3.2 Advantages of this system 
In case of the GPU implementation of JPEG-LS algorithm, the memory access inside the 
GPU increases the processing time significantly. Also there are additional computations 
needed for sorting the pixels and performing the scheduling.  
Whereas in the streaming system, data comes in streams, so any processing work can be 
started on the partially loaded data. There is no need to wait till the entire data is loaded. This 
is absolutely compatible with JPEG-LS, where it only needs the previous pixels in raster scan 
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order to compress the current pixels. As a result the total processing time (image loading and 
compression) to compress an image becomes less than what it would take to load the entire 
image first, transfer it to a computer and apply all the necessary computations on it. 
As already mentioned the entire image need not be stored in the device. Thus there is no need 
for a huge storage medium. The compressed image is much smaller in size than the raw data 
and that is also instantly transferred to the computer or any other external storage device.  
The building block of memories in an FPGA board, be it Configurable Logic Blocks (CLBs), 
Distributed RAMs, or Block RAMs, is very simple and fast in nature. The reading from and 
writing to these fast memories are extremely straightforward. Also there can be more control 
over the memory units. On the other hand, using a separate storage medium, e.g. memory 
cards in conventional cameras does not give this much flexibility. 
The entire implementation has total conformity with the ITU/ISO standard. There are some 
additional computations inside some of the modules to select the appropriate read address of 
a block RAM (Loader) or to validate the outputs from buffers (valid_q_buffer). However 
there are no major supplementary computations such as sorting of pixels to the appropriate 
context set or performing any scheduling of threads. Also the neighbourhood selection, 
output bit stream and any internal calculations are in compliance to the standard. 
These are the major points that make this design better than the other approaches of 
parallelizing JPEG-LS algorithm.  
4.3.3 Limitations of this system 
What is an advantage from one perspective can be a disadvantage from another one. Data 
coming in streams sets a limit to the system. For the other approaches of parallelization, the 
entire image was in the memory. So, it was possible to process pixels in out-of-order manner. 
There was a scheduling mechanism for the GPU implementation (Wahl, Tantawy and Wang) 
that sorted the contexts by the number of pixels they have (prioritization factor) and 
processed the n largest contexts till they became empty and were then swapped with the next 
largest ones. In this system, everything needed to be done on-the-fly. Therefore, there can be 
no such scheduling. The pixels need to be processed according to their arrival only. 
Another restriction is the memory limit of the FPGA board. Although the entire raw image 
need not be stored in the FPGA, still one entire row of pixels and later pixels of the same 
context that has not been processed yet need to be stored. For smaller images this may not 
create a problem but for larger images this is a problem and sometimes the current capacity of 
the used FPGA (Virtex 5) fails to meet this requirement. 
4.4 Parallelism in JPEG-LS 
JPEG-LS is the comparatively new ITU/ISO standard for lossless image compression among 
various existing lossless compression schemes. It has relatively low complexity and lower 
storage requirement. Thus efficient compression capability of this algorithm makes it ideal 
for parallelizing it and implementing it in hardware.  
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4.4.1 Theoretical motivation 
The parallelizability in the JPEG-LS algorithm is poor which makes it very difficult to 
implement this is a parallel architecture. In the following two sections, both the data 
independency and the data dependency have been discussed in detail that will clarify most of 
the design decisions that was taken for this implementation technique. 
4.4.1.1 Data Independency in JPEG-LS 
In this design, only the regular mode of JPEG-LS algorithm has been considered in order to 
reduce the complexity of the implementation. In regular mode, there are two types of 
predictions: fixed prediction and adaptive prediction. The adaptive prediction value is 
dependent on the results of context modelling. The vector {d-b, b-c, c-a} is quantized and 
mapped into a smaller subset of 365 contexts. An integer q, ranging from 0 to 364 is used to 
indicate these contexts. Each of this q is the index to a context look up table that collects the 
statistics of previous coding error. This integer value q is called the context number. 
The consideration of the fixed predictor (median edge detection, MED) points out that the 
calculation requires only the value of the three neighbouring pixels: a, b and c. Therefore, this 
portion is completely data independent as any individual pixel can be predicted by just the a, 
b and c values. In the same way, the calculation for determining the context number requires 
only the neighbouring values: a, b, c and d. So it can be done independently of other 
calculations given that the neighbouring pixel values are available. These two factors have 
enabled us to place the modules performing these two tasks in parallel without any 
complicacy. 
The rest of the calculations for the algorithm are somewhat adaptive in nature, but for pixels 
belonging to different context number groups are entirely independent of one another. The 
context variables, i.e. the four arrays indexed by the context number are updated after 
encoding of every pixel for any particular context number. However, these 4 values (for a 
particular context) for any context q have no connection with the 4 values of another context 
m. This characteristic can be exploited when designing a parallel system as pixels from 
different context set can be encoded in parallel at any given time.  
4.4.1.2 Data Dependency in JPEG-LS 
Despite the parallelism discussed in the previous section, the JPEG-LS algorithm contains 
adaptive error modelling. Thus there are data dependent loops in this compression scheme.  
The fixed prediction of this algorithm is corrected using an adaptive context model for pixel 
x. The still made error by the biased corrected prediction in that specific context is then fed 
back to update the context model. Therefore, once two continuous pixels get the same 
context, the computation for the second pixel must wait for the completion of the first one 
that would update the context history. This creates data dependencies between successive 
pixels and forces linear processing in such a case. The feedback loop is shown in Figure 4.5. 
Each time the residual of a pixel is coded; the appropriate context set is updated with the just 
learned residual. So it is not possible in general to treat several successive pixels 
independently of each other and in parallel because of many pixels having the same context. 
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Figure 4.5: Data-flow of JPEG-LS 
Another difficulty lies in the strong correlation among pixels. It was shown in (Ferretti and 
Boffadossi) that the two successive pixels have only 17% probability to be in different 
contexts. This strong correlation means good prediction as far as the predictor is concerned. 
But in terms of parallelism this just means that the probability to parallelize successive pixels 
is just 17%.  
4.4.2 Context Distribution 
We have already discussed in detail about the definition and application of context number. 
Every pixel of an image has a context number that ranges from 0 to 364 (considering only the 
regular mode). The adaptive modelling and encoding of the pixels depend on context 
variables (arrays that are indexed with this number). Every image has its unique context 
distribution. Thus any modification that improves the compression output of one image may 
have the exact opposite effect on another image. Therefore, this distribution plays a key role 
when analysing the performance of any effect on this algorithm.  
At the beginning of designing this system, this was also considered with great importance. 
Six images that were also selected for the GPU implementation were selected to be tested 
with this system. In this way, it is easier to compare the outcome of this system with that of 
the other parallel hardware architecture (with a GPU). Also, if we look at the context 
distribution of these images then we can see that we started with the more uniform 
distributions and ended with lesser ones. Therefore all the major design decisions can be 
examined thoroughly against their context distribution and thus a conclusion can be made 
about the general outcome of this system. 
All the initial simulations for examining the design mechanisms and justifying them were 
conducted by Matlab. 
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4.4.2.1 Context Distribution vs. Parallelism 
From the basic description it is evident that the sensor has 32 output pixels. Therefore, the 
simulation also takes in 32 pixels in a single iteration of the loop. For the first experiment it 
was assumed that there are enough resources to process one pixel from all the 365 context 
sets if it is available in that clock cycle.  
At first it was measured how many context sets have active pixels in every clock cycle. With 
this data in hand, several other measurements were conducted to better understand the 
parallelism in such a system.  
In Figure 4.7, a comparison between the two architectures (scheduling vs streaming) has been 
depicted in terms of maximum achievable parallelism. For better understanding of these data, 
the context distributions of each of the images are also shown. The number that has been 
taken from the GPU implementation was that of the “context priority assignment scheme”. If 
we look at the number of context sets for both these architecture, we can see that for the 
“bridge.pgm” image, the number for FPGA implementation is a little less than that of the 
GPU one. But in the other two images (cathedral.pgm and deer.pgm) this number is higher 
for the FPGA implementation than the GPU. Thus building such a streaming system with an 
FPGA board might give us better performance in terms of parallelism. The overall effect has 
been summarized in Figure 4.6. 
 
Figure 4.6: Maximum achieved parallelism by using GPU and FPGA 
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(a) 
 
(b) 
 
(c) 
Figure 4.7: Comparison between GPU and FPGA implementation on maximum 
achievable parallelism: (a) bridge.pgm, (b) cathedral.pgm, (c) deer.pgm 
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4.4.2.2 Context Distribution vs. Clock Cycle Occupancy 
With the parallelism data obtained, it can also be calculated that how many context sets are in 
average occupying at least 75% of the clock cycles. In order to do so, the number of clock 
cycles that each parallel context number group had was divided by the total number of clock 
cycles necessary for the entire encoding procedure and finally was multiplied by 100. For 
example, if N numbers of parallel context sets are occupying m number of clock cycle among 
a total of n clock cycles, then the clock cycle occupancy percentage for that group was 
counted like the following: 
 
 
 Bridge Cathedral Deer Fireworks Hdr Zone_plate 
Clock 
cycle 
occupancy 
(%) 
78.45 77.87 76.47 75.91 75.32 78.21 
Avg. 
Number 
of 
contexts 
32 32.5 31 14.5 17 11.5 
 
Table 4.1: Average number of contexts occupying at least 75% of clock cycles 
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Figure 4.8:Clock cycle occupancy of images with more uniform context distribution; 
top: bridge.pgm, middle: cathedral.pgm, bottom: deer.pgm 
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Figure 4.9: Clock cycle occupancy of images with less uniform context distribution; top: 
fireworks.pgm, middle: hdr.pgm, bottom: zone_plate.pgm 
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From Figure 4.8 and Figure 4.9, where all these data are summarized, it is ensured that the 
previous assumption that images with more uniformity in context distribution has better 
performance outcome from the proposed architecture was correct. Also the average number 
of context sets that is occupying at least 75% of the total clock cycles is close to 32 for the 
first three images (see Table 4.1). It is also a good amount of parallelism given that the input is 
only 32 pixels in every stream of data. 
4.4.2.3 Context Distribution vs. Buffer Size 
For the feedback loop (for updating the context history) inside the algorithm, if there are two 
continuous pixels of the same context then the computation for the second pixel must wait for 
the completion of the first one. Thus inside the FPGA design, there has to be a queue or 
buffer for all the pixels belonging to the same context that are waiting to be processed. 
The queue sizes for these 6 images are shown in Table 4.2. Just like before, it is assumed that 
there are enough resources (total 365) to process pixels from all the context sets if they are 
present in the available data. The code snippet in Matlab is shown in Figure 4.10. 
 
Figure 4.10: matlab code snippet for context-queue size determination 
The smallest queue size can be observed in the most uniform context distribution of 
“bridge.pgm” image. It increases significantly with the decrement in the uniformity of the 
context distribution. 
 Bridge Cathedral Deer Fireworks Hdr Zone_plate 
Queue 
size in 
Byte 
2249 68577 10195 3217667 367450 1655070 
Table 4.2: Queue size for intermediate storage for pixels that await encoding 
 
Though this queue size is an image-specific amount and may vary application to application 
we can still have an approximation about the required queue size on the FPGA board. 
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Chapter 5 : Proposed Implementation 
From the discussion on the system design, it was observed that large size raw images were 
needed to be transferred from the device to the base unit (e.g. a computer). In real time 
system a large amount of bandwidth is needed to transmit that amount of data. So based on 
the parallelism scope of the JPEG-LS algorithm that has been analyzed in detail in the 
previous chapter, a system was designed to compress raw pixels coming from the inside of a 
remote device and later to send just the compressed image to the base unit. That decreased 
the high bandwidth requirement of the transferring media while obtaining desired speed. 
5.1 Top Module 
5.1.1 Ideal Design 
Referring to Chapter 2, the sensor had 32 pixels output at a single clock cycle. So it is needed 
to achieve a parallelism by processing those 32 pixels simultaneously and not to overflow the 
memory units of the design.  The top module of the design had 256 bits (32 pixels * 8 bits), a 
clock (clk), and a reset (rst) pin (see Figure 5.1). All the internal mechanism of this design 
relates to this clock only. So the entire design belongs to the same clock domain. In the best 
possible case (maximum parallelism) all the input pixels were of different contexts. So they 
can all be processed in parallel, and there has to be scope for 32 processed output pixels along 
with 32 valid pins. 
 
Figure 5.1: Block Diagram of the ideal top module 
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5.1.2 Our Final Design 
Though 32-pixels are the original outputs of the sensor, we had to scale it down to 8-pixels 
for our design. In order to process all 32 pixels in parallel we have to make the design in such 
a way that it contains 2 different clock domains which increases the complexity of the design 
manifold. The reason for this has been discussed in detail in Section 5.2.4.2. So our final 
design has 64 bits (8 pixels * 8 bits) as input with the same clock (clk) and reset (rst) pins. 
And it has 8 output pixels with 8 valid pins. 
 
Figure 5.2: Block diagram of our top module 
The design had similar input and output pins along with two extra input pins. One of the pins 
was for the row size and the other one was for the column size (see Figure 5.2). In an ideal 
design, the row size and column sizes are fixed and the internal designs are conducted with 
these static parameters. But in this case, there was an upper bound to the row and column 
sizes (limited by the size of internal pixel queues) which did not match with the static 
parameters of the ideal system. Therefore, these two values were needed during the 
declaration of some other sizing parameters for example size of a register array, address 
counters and clock cycle counters inside the “loader” module. 
5.2 Detailed Entire Design 
Throughout the design, the basic steps of the original JPEG-LS algorithm was followed 
which were described in Chapter 3. The first important step was to get the neighbourhood 
pixels of the current pixel from the sensor output. So the first module was designed to load 
the sample that included the current pixels from the sensor output and the corresponding 
neighbour pixels. In ideal case this module takes in all the 32 pixels from the sensor output, 
buffers them accordingly and attach the 4 neighbouring pixels with the original one to  get the 
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desired set of pixels 32 times.  In the design this was scaled down where the loader module 
took in 8 pixels and outputs 8 samples. This is summarized in Figure 5.3. 
The MED prediction and context classification steps of JPEG-LS were truly data independent 
and they took the sample pixels and its neighbourhood as input. So these modules were put 
right after the reception of the samples in parallel. The MED predictor predicts the value of 
the current pixel from its neighbours and outputs both the predicted value and the sample. On 
the other hand, the context classifier calculates the context number and the sign of the context 
number from the sample and outputs them. So for 8 parallel sample outputs, 8 MED 
predictors and 8 context classifiers were considered.  
 
Figure 5.3: Block diagram of entire design 
If the samples received in every clock cycles were of different context numbers, then the 
system would be strictly parallel and the system will not require any storage for intermediate 
samples of the same contexts. In practise the incoming and consecutive pixels can be of the 
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same context and as pixels of the same contexts has to be encoded consecutively one after the 
other after updating the context variables so we need to store the other pixels while 
processing the current one. So the next module would be to store all the incoming samples, its 
predicted values, the sign of the context, and the context numbers into FIFOs. Four FIFOs are 
present in every buffer module that inputs all the 8 samples and its corresponding information 
parameters and outputs only one set in every clock cycle. Therefore, 8 sets of these buffer 
modules are needed in the design. Along with these, another module named 
“valid_q_buffer”, will also be needed in parallel to validate the output set from the buffers. 
After this the original pixel value and the valid bit from the “valid_q_buffer” module are 
combined by the “sample_valid_combiner” module. 
The rest of the calculation (that includes the Golomb-Rice coding) and updating of the 
context variables are included in a single module called “Processing Element”. Like all other 
modules this is also replicated 8 times in case there are 8 pixels with different context groups. 
These processing elements give the final compressed pixel values. In the best cases, there will 
be 8 outputs in every clock cycle which may not be the case in reality. 
5.2.1 Loader 
One of the most important features of the design was the loader module that takes in the 
output pixels from the camera sensor and gives the neighbourhood pixels along with each of 
the original pixels. All of them are associated together to form “sample(s)”. Raw pixels 
coming out of the camera sensors including clock and reset input were considered as inputs to 
this module. Inside the module there were registers and block-RAMs for appropriate storage 
and multiplexers for selecting the correct neighbours in the boundaries of the image. Finally 
we get the samples as the output of this module. The detailed description of the internal 
mechanisms of this is given in the following sub-sections. 
5.2.1.1 Ideal Design 
The 3-Megapixel sensor, LUPA 3000 had 1696 x 1710 active pixels and 32 LVDS serial 
outputs. At the beginning of this design we had 32 registers as storage places for these 32 
pixels. Along with those we had one extra register to hold the neighbouring pixel, ‘a’ of the 
first pixel. At the end of this design we had another 34 registers to store the other 
neighbouring pixels (b, c, and d). 
The next task would be to consider the original neighbourhood distribution of a pixel (see 
Figure 3.2) and project it in a broader framework (i.e. the entire image). This has been shown 
in Figure 5.4. This figure displays that intermediate pixels are needed to be stored for 
collection of the neighbourhoods of upcoming pixels from the sensor. Careful observation 
was made to determine the exact amount of pixels that needed to be stored. For our case, it 
came out to be an entire row except for the group of 32 pixels that has been taken out to the 
neighbourhood registers. Therefore, we need to consider storage for (1696 – 32) or 1664 
pixels. 
It is not a challenge to store these 1664 bytes or 1.625 KB of data as these can be managed in 
a single Simple Dual-Port Block RAM of Vertex-5 family. But the maximum port width in 
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case of True Dual-Port or Simple Dual-Port is 72 bits. It causes the bottle neck problem for 
the storage system. In this study simple dual-port mode was chosen for the 18 KB Block 
RAMs. Therefore, with the write width of 32 bits (32 * 8 / 32 or) 8 Block RAMs of 18 KB 
are needed. 32 pixels will also be needed in the registers, so we need the same 32 bit width 
for read ports of these 8 Block RAMs. The ultimate write distribution is following, the first 4 
pixels are concatenated into one 32 bit-stream and that is connected to the first block RAM. 
The next 4 pixels are sent to the next block RAM in the same way and continued till the last 
block RAM. On the other hand to get the neighbourhood pixels from the RAMs the opposite 
process was followed. From the first block RAM, 32 bits are read before they are divided into 
4 parts of 8 bits (or 1 byte) and the first byte goes to the appropriate register, while the second 
byte goes to the next register. This would eventually provide with the rest of the 30 bytes 
from different RAMs. 
 
Figure 5.4: Intermediate pixel distribution in an image 
After the base architecture has been established, the boundary conditions and some special 
circumstances for the neighbouring pixels are needed to be considered. In order to perform 
that task, multiplexers and some register arrays of different sizes have been introduced. As it 
has already been mentioned that there is an extra register with the 32 input pixel registers to 
contain the neighbour pixel a (see Figure 5.5) of the first incoming pixel. This a is the last 
incoming pixel in the previous clock cycle. Therefore, in order to hold this value for every 
clock cycle, another register is used. There is one boundary condition for this a value at the 
beginning of a row when it takes the b value of the corresponding pixel. So  it was necessary 
to introduce a multiplexer for the selection of either the value from the register 
‘hold_value_for_a’ or the ‘b’ value contained in ‘reg1’ of the design.  
In this section focus will be on ‘reg0’ of the neighbouring pixel register group that contains 
the c value of the first incoming pixel. Ideally it is the second last register value of this group 
from the previous clock cycle that is stored in a register named ‘hold_value_for_c0’. 
Normally c has the value of a in the previous line and at the beginning of a row (i.e. the first 
pixel of the inputs are the first column of the image) then c is in fact the first column pixel 
from 2 rows before. For that reason in a row it is needed to hold the first column pixel of the 
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previous 2 rows in a register array with 2 entries. For these 2 different cases a multiplexer 
was used that selects either the value from ‘hold_value_for_c0’ register or ‘reg_arr2’ register 
array. 
 
Figure 5.5: Internal architecture of “Loader” module for 32-pixels input 
Another multiplexer is used to select the value of ‘reg33’ that contains the d value of the last 
incoming pixel from two different sources. In general the d values of the last input pixels are 
the first pixels from 52 clock cycles before. Therefore, another 52-entry register array naming 
‘reg_arr1’ was introduced to hold the first pixel of the entire incoming pixel groups of a row 
except for the first column. The write address and read address of this array has always a 
difference of 52 between them. This is the normal selection of the multiplexer. On the other 
hand, the boundary condition for this d value occurs in the last column of any row when it 
takes the b value of the corresponding pixel. Therefore, in that case the multiplexer selects 
the value from ‘reg32’. 
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The last boundary condition is when the incoming pixels are in the first row of the image. In 
that case all the b, c, and d values will be zeros. So instead of reading the values from the 
BRAMs for the first 53 clock cycles (the entire first row) they are just kept in the reset mode 
(all values zero) for that period of time. Only after 53 cycle counts are completed with the 
help of the process named “initial_delay”, the read enable value (‘rea’) for the BRAMs are 
set to ‘1’ and the registers start reading from the BRAMs. 
Besides the hardware components there are several processes inside the hardware description 
language (VHDL in this case) codes. All the signal flows among the registers and the 
BRAMs and building up of the samples that has been described the previous paragraphs of 
this subsection are done by the process named “sensor_read”. The reset operations for the 
neighbouring registers for both the reset pin value and in the initial 53 cycles are taken care 
of by the process “reset_registers”.  
The update of column and row values has been considered differently from one another. In 
case of the column values, the exact column value for all the cases is not needed. It is 
sufficient to identify when there is the first column or the last column included in a 32 pixels 
input group. In terms of the clock cycle counts, there are 53 such input groups in a row. So 
there can be a similar count for the columns where the beginning of the count will indicate 
that the group contains the first column and the modulo value will indicate that it contains the 
last column. This is done by implementing a simple modulo 53 up counter. The rows also 
should be updated in every 53
rd
 clock cycle. Therefore the “row_update” process sets the 
value of the enable pin (row_en) of the row counter in every 53
rd
 clock cycle keeping the 
same pin in reset condition for all the other cycles. 
After all these storage places and selection mechanisms, we just pick the appropriate register 
values to create the samples that contain the a, b, c, d neighbours and the original pixel value 
x. These are the 32 samples that is the output of this module. 
5.2.1.2 Final Design 
While describing the top module of this design it has been mentioned that there were 8 input 
pixels instead of 32. As a result, the final “loader” module also has 8 pixels as input and 8 
samples as output. In addition to that the design also had 2 other input pins for the precise and 
problem specific row and column size. For the experimental purpose we used some sample 
images whose dimensions do not conform to the LUPA 3000 sensor dimensions. So the 
predetermined values (e.g. number of input pixel groups that is 53 for the ideal case is no 
longer static) has to be determined inside this module separately for every image.  
The system has 8 registers to hold the input pixels and one register for the ‘a0’ neighbour 
pixel value similar to the ideal design. Also at the end it has 10 registers in a group to hold 
the neighbourhood pixels. The other registers ‘hold_value_for_a’ and ‘hold_value_for_c0’ 
and register arrays ‘reg_arr1’ and ‘reg_arr2’ is there just as the original design. However the 
size of ‘reg_arr1’ is not static in this case and has to be derived at the beginning with the 
following equation 
39 
 
 
The multiplexers also follow the same rules as it would in case of 32 input pixels. 
 
Figure 5.6: Internal architecture of “Loader” module for 8-pixels input 
 
The major change in this design is in fact the block RAMs. There are two ways to handle 
those RAMs. The one that we followed in our design was to use only 2 BRAMs (instead of 8) 
with input and output data width to be the same as 32 bits. So the read and write operations 
from and to these 2 BRAMs are the same as has been described in section 5.2.1.1. The other 
way is to use 8 BRAMs (just like the previous case) but decrease the input and output data 
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width to 8 bits. Then there will be no need to combine the pixels to write and then again 
separate them after reading into the output registers. 
There are minor changes in the processes as well in terms of the number of input groups that 
contains in a single row. It was mentioned earlier that this has to be derived inside the system 
now to be used in many cases. These changes are depicted in Figure 5.6.  
5.2.2 MED Predictor 
This module (see Figure 5.7) has 1 input sample and a clock and a reset pin as the input and 
the predicted pixel value and only the original pixel value and its valid bit from the input 
sample as the output. Inside this module it has only one process that performs the median 
edge detection (MED) prediction in the same way as section 3.2.2.1 describes. 
 
Figure 5.7: Block diagram of “MED predictor” 
5.2.3 Context Classifier 
Similar to the inputs of the MED predictor module, the context classifier has the same 
samples (output from the loader) and the clock and the reset pins as its input. It has one 
process that calculates the gradients from the neighbouring pixels then calls one procedure 
named “quantisiere”. After that it has the necessary calculation to get the context value and 
the sign value. The procedure naming “quantisiere” quantizes the gradients. The block 
diagram of this module has been showed in Figure 5.8. 
 
Figure 5.8: Block diagram of “context classifier” 
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5.2.4 Intermediate Buffer 
This module is one of the most crucial parts of the design. According to the main JPEG-LS 
algorithm, after the context classification and MED prediction there is a feedback loop that 
we need for the adaptive correction of the prediction error value. This adaptive nature of the 
prediction error makes the calculation procedure for the pixels belonging to the same context 
class completely sequential. And thus the difficulty arises to store the pixels of the same 
context somewhere before they can be processed.  
For the adaptive nature of that part, the current value of the array entry C[Qi] depends on the 
value of the previous pixel belonging to the same context Qi. Therefore, more than one 
loaded pixel information need to be saved for this sequential adaptive nature. So if just a 
single buffer was used to store all these pixel information, then the entire structure would turn 
into a serial design. Moreover, since in every clock cycle the sensor loads 32 new pixels, so 
after a certain time this buffer will get clogged up and we will start losing incoming 
information. The sensor cannot be held in a stand-by condition for the streaming nature of 
this application. 
As a result the 32 pixels that are loaded in parallel have to be stored also together in the 
buffer. So in every clock cycle the buffer will have the input of all the necessary parameters 
related to the 32 pixels. On the other hand, the output needs to be only a single-pixel related 
information since this need to be handled serially at this stage. So one of the required 
property for this buffer is that the input and output width is different from each other. 
Another important feature of this buffer should be first-in-first-out (FIFO) as the image is 
read as raster scan order. The FPGA board that we are using as our base hardware has the 
Block RAM with these 2 properties. In that case the block RAM was not used directly; 
instead of that a FIFO was generated using the LogiCORE IP FIFO Generator. 
In order to maintain the parallelism in the system, more than one buffer was used for each 
kind of pixel information. So the pixels could be mapped to different buffers every time, 
based on their context number. However, in every clock cycle, for m number of samples and 
n number of buffers (for every type of pixel information) there has to be m x n connections, 
as the crossbar network architecture increases the design complexity manifold. Instead of that 
more than one buffer were used but all the information were directly copied to all the buffers 
and there is a separate mechanism to decide which outputs are valid from each buffer.  
Now the parameters related to the pixels that need to be stored in this buffer mechanism will 
be discussed. These are the original pixel value (x) of 8 bits, predicted pixel value (Px) of 8 
bits, context number (Qi) of 9 bits, and the sign bit. So there are 4 FIFOs (buffers) grouped 
together in the “intermediate_buffer” module and there are 3 types of them one having 9 bit, 
another 8 bit and the last one having 1 bit output. The input width of these FIFOs and the 
total number of this module in the architecture solely depends on the design mechanism and 
will be explained in the following 2 sections. 
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5.2.4.1 Our Design 
In the design as shown in Figure 5.9, a specific FIFO implementation for all 3 FIFOs was 
used. The read/write clock domain is independent in nature and the memory type is block 
RAM. Only this configuration combination has the most important nature of non-symmetric 
aspect ratios (i.e. different read and write data widths). As the write width had 72, 64 and 8 
bits input with the depth of 131072 and 9, 8 and 1 bit as output with the depth of 1048568 
respectively. Therefore, the maximum aspect ratio, 8:1 was maintained here.  
 
Figure 5.9: Internal structure of "intermediate buffer" 
This aspect ratio of 8:1 scaled down the system from 32 pixels to 8 pixels. At any clock cycle 
only one pixel information can be processed. So the output of the buffer is fixed at 1. As a 
result in a single clock domain with an aspect ratio of 8:1, there can be maximum 8 pixels as 
input to this buffer. 
It was assumed that the number of input pixels for the design was 8, so the maximum 
possible parallelism is also 8. For this reason the design had 8 instances of the module 
“processing elements” which needed 8 instances of the “intermediate_buffer” module.  
5.2.4.2 Ideal Case 
Ideally there are 32 pixels from the sensor output. So for the 8:1 aspect ratio, if these 32 
pixels are sent as input to the FIFOs then there will be 4 outputs. There is only one way to 
solve this issue and that is to implement the entire design to have multiple clock domains 
instead of a single one. All the modules (in this case the processing element) that works after 
this intermediate buffer need to have 4 times higher clock frequency than the rest of the 
architecture. Maintaining these separate clock domains may be more complex than the 
current design but not nearly impossible. Also, in order to maintain the parallelism of 32 
(equal to the input size), 32 instances of this module need to be used instead of only 8. 
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5.2.5 Valid_q_buffer 
In order to understand the necessity and importance of valid-q-buffer module it is necessary 
to know how the processing elements (PE) work. No matter how many processing elements 
are used, there has to be a mechanism for mapping the pixels into a correct module according 
to their context number. The pixels may be mapped before they are placed inside the buffer 
so that each PE has its own buffer mechanism. But the presence of more than one pixels 
belonging to the same context number group, will make their order arbitrary after mapping 
them in parallel. For the adaptive processing this algorithm has to maintain the raster scan 
order, so it will no longer conform to the standard if the order becomes random. 
In the design all of the incoming pixel information was placed into the FIFOs according to 
their original incoming order (i.e. raster scan). Now each of these FIFO groups also known as 
“intermediate_buffer” in the design has a PE connected to it. If there are n numbers of 
intermediate buffers in the architecture then there will be equal numbers of PEs which will 
handle on an average 365/n number of pixel information. The first PE will handle pixels of 
context number 1 to 365/n. Subsequently if any pixel information comes out of the adjacent 
and preceding buffers that has the context number 1 to 365/n, it will be considered as valid 
for this particular PE. On the other hand, pixels belonging to all other context number group 
shall be considered as invalid for this PE. 
That is why in parallel to the intermediate buffer module there has to be another mechanism 
that will decide whether the pixel information from that intermediate buffer in that clock 
cycle is either valid or invalid for that particular processing element. 
5.2.5.1 Our Design 
The key task for the “valid_q_buffer” is to indicate the validity of the output of “intermediate 
buffer”. So in the architecture 8 instances of this “valid_q_buffer” are needed for 8 instances 
of the “intermediate buffer”. In order to determine this validity a mapping was performed 
based on the context number. The mapping was done in accordance with the following 
equation 
PEx = (context number) MOD (total number of PE) 
In order to get this modulus, it is not required to use any mathematical module. Since the 
number of PEs (processing elements) in the design is of the form 2
n
 (in our design it’s 23), 
thus taking the n LSBs (Least Significant Bits) of the context numbers will give the binary 
representation of the PE number. 
The outputs of this module are 8 individual bits. The value of ‘1’ of every bit depicts that the 
inputs (that come from the “intermediate buffer”) to the PE that is connected to this particular 
bit are valid, while the value of ‘0’ depicts that those inputs are invalid. The inputs of this 
module is in every clock cycle the 3 LSBs of 8 context numbers that come out of the 8 
context classifiers.  
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Figure 5.10: Internal structure of "valid_q_buffer" 
Each of these inputs will be sent to individual 3-to-8 decoders. It is known that, if an n-to-2
n
 
decoder receives n inputs, it activates one and only one of its 2
n
 outputs based on that input 
while all other outputs are deactivated. In the 3-to-8 decoder, the binary inputs qn_0, qn_1 
and qn_2 determines which output line from D0 to D7 is “HIGH” at logic level “1”, while the 
remaining outputs are held “LOW” at logic “0”. As a result only one output can be active 
(HIGH) at any one time. Therefore, whichever output line is “HIGH” validates the input pixel 
information related to that context number in that numbered PE. 
From the 8 decoders, the m
th 
output from all of them decides which inputs are valid for m-
numbered PE (i.e. PEm). So all the parallel m
th
 output was taken and serialized into a group. 
Thus there will be 8 groups like this. Each of the group is specifically for one PE. Since the 8 
inputs generate 8 groups (each containing 8 bits) while the outputs are only 8 bits, so the 
remaining bits must be stored into a buffer just like the intermediate buffer mechanism. So 
there are eight 8-input-1-output FIFOs that take in the 8 groups of valid bits and output only 1 
bit that is the final output of the module (see Figure 5.10). 
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5.2.5.2 Ideal Case 
In the practical system, there are 32 pixels coming out of the sensor and they are all handled 
in parallel up to the MED predictor and the context classifier. As a result at this stage the 
input to the “valid_q_buffer” will be 5 LSBs (since 32 = 25) of the 32 pixels’ context number. 
That is why there is not much change needed in order to make the current design compatible 
to the practical system. At first, 32 5-to-32 decoders need to be used instead of 8 3-to-8 
decoders. After that it is needed to serialize the 32 bits from each of the 32 decoder outputs to 
construct 32 groups. Then in the same way as the design, it is necessary to input these 32 
groups into the 32 FIFOs. However, in this case the FIFOs will have 32 bits input and 1 bit 
output. Thus finally the output of the total module will be 32 individual bits (i.e. 32 valid 
bits). 
5.2.6 Sample_valid_combiner 
Previously developed modules were used as the base structure inside the processing elements 
(Bässler and Zielke). The thorough investigation of the codes indicates that only the original 
pixel value and the valid bit from the Tsample record was needed for calculation in the 
processing elements. There was a similar valid bit from the valid_q_buffer module that could 
be used in the same way as the valid bit from the Tsample. So a new record was created that 
contained only the pixel value (x), the valid_q_buffer output (v), and named as the 
newSample. The format for this record and the block diagram of this module was shown in 
Figure 5.11. 
 
Figure 5.11: Block diagram of "sample_valid_combiner" 
5.2.7 Processing Elements 
After the fixed prediction and context determination the rest of the steps include prediction 
error calculation, prediction correction, modulo reduction, context modelling, adaptive 
correction and last but not least the encoding. All these steps (except prediction and context 
determination) were grouped together in a single module naming “processing element (PE)”. 
The block diagram of this module is shown in Figure 5.12. The inputs of this module were the 
context number (q-i), predicted pixel value (Px_i), the new sample (smp_i), the sign bit 
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(sgn_i), the clock (clk), and the reset (rst). After all the processing inside this module, the 
outputs were a bit stream that are already encoded (g_o and g_valid_o) and the valid bit 
(valid_o) that represents whether this output is valid or not. 
 
Figure 5.12: Block diagram of "processing element" 
One important issue was at any given time, one instance of this module can process only one 
pixel and its related information. So there could be 365 PEs for 365 context numbers. But in a 
clock cycle most of these instances would remain idle. Thus there would be a huge wastage 
of hardware resources. Also the mapping from 32-to-365 (pixel-to-PE) or 8-to-365 would be 
complex. There might be another way to distribute the pixels among the PEs, which is by 
using of less number of context altogether. To accomplish that, fewer than 9 quantization 
limits could be used which would ultimately produce less than 365 contexts. According to the 
other approach, more than one contexts could be grouped together and each group could be 
processed by one PE. The contexts, that will belong to the same group could be decided by 
statistical measures, but these statistics are highly application specific and would vary greatly 
from one application to another. Finally it was chosen to make such a group based on the 
sequential context number. That is, if there were N number of PEs, then any group will have 
the pixels from context number (((n - 1) * 365 / N) + 1) to (n * 365 / N), where n is the nth 
number of PE and the value of n ranges from 1 to N (1≤n≤N). 
The internal structure of this module was built according to a previously designed system 
(Bässler and Zielke). Figure 5.13 displays that there are 5 sub-modules inside any PE. The 
functionalities of these sub-modules will be described in the following sections based on their 
appearance in the pipeline stage. 
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Figure 5.13: Internal structure of processing elements 
5.2.7.1 Storage 
The storage module stores the context variable values. It initiates the context variable at the 
beginning. After that, it stores the updated values of the variables depending on their context 
number.  
5.2.7.2 Update 
This module has three very important tasks; prediction correction, update context variables 
and, bias computation. For this it takes one newSample record, the sign bit, the corresponding 
predicted sample value and, the TstorageData record as its input. At the beginning it does the 
prediction correction with the help of a built-in function named “prediction_correction”. Then 
the variables A[Q], B[Q], and N[Q] are updated according to the current prediction error. 
After that, the prediction correction value C[Q] is updated. Finally these updated context 
variables will be sent out as an input to the storage module. The other outputs include the 
corrected pixel values that are needed for the rice module and the input Tstoragedata record 
as it was for the kopt_calc module. 
5.2.7.3 Kopt_calc 
One of the crucial steps in Golomb coding schemes, is the determination of the optimal value 
of the code parameter, k. In this module, this value of k is updated given the context number 
(q) and the accumulated sum of absolute values of prediction errors, A[Q] that occurred in 
that same context. The value of k is used also in error mapping in determining the modes, one 
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is the “regular mapping” (k ≠ 0) and another is the “special mapping” (k = 0 and B[Q] ≤ -
N[Q]/2). Thus this module generates another bit ‘c’ based on this condition. 
Hence the only input to this module is the TstorageData record and the outputs are the 
updated value of k and the newly calculated value of c. 
5.2.7.4 Rice 
The prediction error, Errval needs to be mapped to a non-negative value, MErrval before the 
final encoding. For lossless coding, there are two types of mapping that are determined by a 
bit value, c. So the inputs to this module is the prediction error (x_i), the mode determining 
condition bit (c) and the valid bit of the sample that was traversed up to this point. 
Nonetheless, the outputs are the mapped error value, y_o and again the same valid bit as its 
input. 
5.2.7.5 Golomb 
The only remaining task in the JPEG-LS encoding scheme is the encoding. This module does 
this important task of encoding the mapped error value, MErrval that is found from the “rice” 
module. It follows the limited length Golomb code function LG (k, LIMIT). As the input, this 
module has the mapped error value, MErrval (y_i), the valid bit regarding the sample 
(valid_i) and the Golomb variable, k (kopt). The output of this module is the ultimate output 
of the entire design; the encoded bit-stream together with the valid bit of that sample. 
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Chapter 6 : Results and Discussion 
There has been several implementations of JPEG-LS algorithm both with the sequential and 
parallel approach. Some of them were also done in hardware like GPU (implemented with 
CUDA) and FPGA board (implemented with Verilog and VHDL). But what makes our 
design unique is the input to our system that is the data streams from the image sensor.   
This design was not tested on a real FPGA board. But in order to check its correctness, test 
benches were used with smaller images of only 64x64, 128x128 and 256x256 pixels. The 
outputs from this proposed design were compared with previously simulated (with Matlab 
scripts) benchmark outputs. However, the design was synthesized by ISE 13.1, the project 
navigator and the target device for the synthesis was “xc5vlx50t-2ff1136” from the Vertex 5 
family. 
6.1 Speed-up  
In plain language speed up is an amount or a rate that indicates the decrease in time taken to 
do any specific job. The definition found in Wikipedia is similar to this one as in case of 
parallel computing, speed-up refers to how much a parallel algorithm is faster than the 
corresponding sequential algorithm. If p is the number of processors, T1 is the execution time 
of the sequential algorithm and Tp is the execution of the parallel algorithm with p processors 
then the speed-up (Sp) is calculated with the following formula. 
 
In this case the speed up calculation technique is similar to this equation. The exact definition 
about the sequential execution time and parallel execution time needed to be defined first. In 
the sequential implementation of JPEG-LS, the encoding is done on a pixel-by-pixel basis. It 
means that in the sequential system, in every clock cycle, one pixel will be encoded. Thus the 
execution time of the sequential algorithm is counted as follows. 
 
The calculation for the parallel execution time is more system specific and varies from 
system-to-system. In this case, the total number of required clock cycles includes both the 
time needed to load the entire image in streams of data and the time to encode the maximum 
leftover pixels for a context. The loading time is calculated by dividing the total pixel number 
by the number of pixels in a single stream of data. And by simulation we generated the 
maximum queue size that represents both this queue size and the clock cycles needed to 
encode the leftover pixels. 
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Here 32 is the number of pixels in a single data stream. So the ultimate formula to calculate 
the speed up is given in the following equation. 
 
In the final design the number of pixels in a single data stream was taken to be 8 instead of 
32. With this modification a simulation was performed on the six images that was mentioned 
earlier and is presented in the following table. 
 Bridge Cathedral Deer Fireworks Hdr Zone_plate 
Speed 
up 
6.011 5.021 5.056 1.674 2.735 1.458 
 
Table 6.1: Speed up values of final system design 
6.2 Performance Analysis 
Speed up was one of the major scales to measure the performance of this system. Since it has 
already been discussed in the last section, let us now focus on the measurements that are 
important for a hardware system, specifically for an FPGA board. These are the maximum 
clock frequency and the total required memory on-chip. 
6.2.1 System Frequency 
First let us focus on the clock frequency that was found from the synthesis report. With speed 
grade of -2, it was found out that the maximum frequency was 76.806 MHz. The speed grade 
was then changed to -3, and the maximum frequency was then found to be 81.696 MHz. 
Although the Vertex 5 family of Xilinx FPGA board has 550 MHz clock technology (Virtex-
5), they are not fully utilized in this design. It has already been widely explained in Chapter 5 
about the detailed design issues inside the top module. Therefore, it can be concluded that the 
reason for this lower frequency is the complex design methodology that has been adapted in 
the implementation. 
If the synthesis report is carefully observed that we can see that the longest path contains the 
mechanism for updating the context variables. It means the context variable updating is 
limiting the overall speed.  
In order to speed up this implementation, a user constraint file can be written to tell the XST 
to spend more time on optimizing this updating part of the design. Also, the path itself can be 
designed in other ways that will shorten it. One way to do this is to add more pipeline stages 
by taking care of the additional latency. Inside the current implementation of “update”, there 
are 3 possible values of prediction correction calculated at the same time and later the correct 
one is selected. But in case of additional pipelines, all possible outcomes after 2 stages could 
be computed for the 3 possibilities of prediction correction. This does not increase the 
memory requirement but mostly the LUTs. Since in the implementation we have more than 
one contexts in a context group so there are high probabilities that not all the pixels in the 
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pipeline are of the same context that turn down the need for this complicated decision 
mechanism in many cases.  
6.2.2 Memory 
Next, let’s focus on the memory issue. This is the matter that restricts this system to be 
synthesized in a real FPGA board. First of all, it was not possible to generate 
“my_fifo_64to8” and “my_fifo_72to9” after “my_fifo_8to1” was generated. This already 
exceeded the core generation capacity of ISE. So separate modules were created that behaved 
the same way as these FIFOs would behave with only the difference that unlike an actual 
FIFO they would not store any data inside them. Instead they would just select 8 bits from the 
input data to output and have a selection mechanism with a clock cycle counter. Though this 
ultimately halted the system to generate meaningful data, but it at least gave an overview of 
the system performance if enough resources were available. 
Even after the above mentioned modification, it was found out from the synthesis report that 
it requires at least 513 BRAMs on-chip. 512 of them are just needed to build the 
“my_fifo_8to1” (16 instances * 32 BAMs each instance). This is 855% utilization of the 
device resource. Ultimately this restricts the design to be mapped to a real FPGA board.  
 365 PU 32 PU 8 PU 
 
Speed 
up 
Max. 
Queue 
size 
(Byte) 
Speed 
up 
Max. 
queue 
size 
(Byte) 
Queue size 
increment 
from 365 
to 32 PU 
(in %) 
Speed 
up 
Max. 
queue 
size 
(Byte) 
Queue 
size 
increment 
from 32 to 
8 PU (in 
%) 
Bridge 31.8 2249 22.03 155720 6823.97 6.01 455442 192.47 
Cathedral 23.4 68577 17.49 154820 125.76 5.02 442519 185.83 
Deer 31.05 10195 16.32 319608 3034.95 5.06 775167 142.54 
Fireworks 2.14 3217667 2.11 3264507 1.46 1.67 3483605 6.71 
Hdr 11.15 367450 5.93 865206 135.46 2.74 1513750 74.96 
Zone_plate 3.23 1655070 1.95 2871413 73.49 1.46 3339214 16.29 
 
Table 6.2: Parallelism and its effect on memory requirement 
In the current implementation more than one contexts are grouped together that decreases the 
parallelism a little and at the same time more pixels (belonging to the same context group) 
need to be stored in buffers that increases the memory requirement. In order to decrease the 
memory requirement, we could use more parallel resources where each of the resource will 
process pixels of a single context. In order to see how the requirement changes with the 
parallelism, several simulation experiments were made that are represented in Table 6.2.  
Still it can be seen that increasing the parallelism have not improved the requirement much. 
Next, it can be tried to make some changes in the algorithm itself that would require less 
memory for the compression. It has also been examined whether the total capacity of the 
BRAMs are being utilized or not. In order to implement one “my_fifo_8to1” with the current 
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size of 1 Mbit (131,072 bits * 8) it requires 32 BRAMs (32 Kbit * 32) in cascade. So it can be 
concluded that BRAMs are not under-utilized.  
So in order to meet the memory sizes necessary for the implementation, external memories 
can be used. On the FPGA board, there should be appropriate interfaces for accessing the 
external memories. The final way to meet the memory requirement is to use larger devices 
that have enough BRAMs on-chip. 
6.3 Comparison with other systems 
6.3.1 In terms of speed-up 
The speed up calculation for the GPU implementation was conducted by the following 
equation. 
 
With this formula, what was found as the speed up was quite remarkable. When we first 
started the design, at first we had to make calculations with 32 inputs in every clock cycle and 
365 individual and parallel resources to be able to encode one pixel from every context in one 
clock cycle. The speed up that we got from this design simulation showed promising values 
though they were less than that of the GPU implementation. But for this the major trade-off 
was that we do not need the entire image pre-loaded to start the encoding, rather they can just 
be processed on-the-fly with their loading. 
After this there were scale-down of the system design in two steps. At first, 32 parallel 
resources (named “Processing Element” in the design) were used to encode the available 
pixels. And finally only 8 parallel resources were used in the design. So we found 2 more 
speed up values for each of the experimenting images. All these data has been summarized in 
Figure 6.1 where it is more clearly perceived. 
The speed up values with 365 PEs for the higher uniformity context distribution is almost 
equal to the input stream size in every cycle. When the number of PEs became 32 instead of 
365, this value became smaller but was not significant enough to cancel this direction of 
modification of the design. Finally with 8 PEs, the speed up value did not become much 
smaller than the input data stream size of 8. This decrement in speed up can be considered as 
a trade-off between number of resources and speed up. 
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Figure 6.1: Comparison of speed up between the GPU and FPGA implementation 
6.3.1 In terms of frequency 
The previous work that we found in [], implemented JPEG-LS in a sequential manner into an 
FPGA board and was designed in VHDL. In this streaming and parallel implementation, we 
have used part of that sequential design. Both of these implementations followed the basic 
steps of JPEG-LS algorithm exactly as they were and do not include much of extra 
calculations. Therefore, it is idyllic to compare these two implementations in terms of 
hardware features. These comparison data have been included in Table 6.3. 
FPGA Family Spartan 3e Virtex 5 
Implementation Sequential JPEG-LS Streaming and parallel JPEG-LS 
Board name XC3S1200E-
5FG320 
XC5VLX110T-
3FF1136 
XC5VLX50T-
2FF1136 
XC5VLX50T-
3FF1136 
Price 35 € 2594 € 573 € 802 € 
Frequency 45.39 MHz 97.18 MHz 76.806 MHz 81.696 MHz 
Clock Period 22.03 ns 10.29 ns 13.02 ns 12.24 ns 
 
Table 6.3: Comparison of hardware features of sequential and parallel JPEG-LS 
implementation 
 
As can be seen from this table, the actual target Xilinx board xc5vlx50t-3ff1136 has the 
frequency that is lower than that of the sequential design. There are two reasons behind this. 
First of all, in order to handle the streaming data there are complex design mechanism in this 
implementation that might have increased the clock period and consequently decreased the 
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frequency. Another reason is that the FPGA board (xc5vlx110t-3ff1136) that was used in the 
sequential design was more powerful than our implemented one.  
We can also see that by increasing the speed grade from 2 to 3, the maximum frequency does 
increases, but there are other consequences as well. First of all, the cost also increases when 
using boards with higher speed grade. Simultaneously, since the basic board is the same as 
before so the resources (especially memory) are also the same. So there is no increase in 
performance with respect to the memory requirement. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
55 
 
Chapter 7 : Future Work 
The goal of this thesis was to explore the scope of parallelism of JPEG-LS algorithm when 
the input is from an image sensor in form of pixel streams. In addition to that, another goal 
was to design a hardware system in an FPGA board with VHDL to ensure the possibility of 
physical implementation of the design. In this report, the various design phases for this 
purpose has been described, justified with experiments, implemented by vhdl code and finally 
the performance of the implementation are duly noted. When the expected performance was 
not found out from the design, several proposals were made to overcome the hurdles. Yet 
there are some steps that can be taken to further improve the design or add more functionality 
to it. 
In order to keep a single clock domain in the design, the sensor output was scaled down to 8 
pixels in a clock cycle instead of 32. So the immediate step in the future should be to make 
the design compatible to the image sensor by either introducing more resources to be able to 
process more pixels in parallel or by having multiple clock domains inside the design. 
During the encoding process, consecutive pixels of the same context were stored in buffers 
and only pixels of different contexts were encoded in parallel. As a result, at the output side, 
the pixels become out-of-order that will not make sensible data if not been re-ordered. So 
another vital step would be to have a re-ordering mechanism at the end of the design just 
before the output. One way to do that would be to determine the coordinate values ((x,y)) 
with respect to the clock cycle count at the beginning of the design in parallel to the sensor 
output so that each pixel enters the top module with its coordinate. These coordinates need to 
be tagged to the corresponding pixels throughout the entire top-module and based on these 
values they can be placed in the correct order at the output. 
The current implementation has still many static components inside it. For example, exactly 8 
instances of “intermediate buffer” module. What would be ideal is to have the modules 
instantiated by the “generate” command so that the implementation has more flexibility in 
terms of internal structure of modules. If done so, it will also make this design adaptive to 
various application setups and thus make this implementation usable to broader scope. 
 
 
 
 
 
 
56 
 
Bibliography 
 
Bässler, Benjamin and Viktor Zielke. JPEG-LS in VHDL. Institut für Parallele und Verteilte Systeme. 
Stuttgart, 2010. 
Curtin, Dennis P. Sensors, Pixels and Image Sizes - Contents. n.d. June 2011. 
<www.shortcourses.com/sensors>. 
FCD, 14495. "Lossless and near-lossless coding of continuous tone still images (JPEG-LS)." ISO/IEC 
JTC1/SC29 WG1 (JPEG-JPIG), 1997. 
Ferretti, M. and M. Boffadossi. “A parallel pipelined implementation of LOCO-I for JPEG-LS.” 
Proceedings of the 17th International Conference on Pattern Recognition. 2004. 769-772. 
JPEG-LS Public Domain Code: Mirror of the UBC Implementation. June 2011. 
<http://www.stat.columbia.edu/~jakulin/jpeg-ls/mirror.htm>. 
Klimesh, M., V. Stanton and D. Watola. “Hardware implementation of a lossless image compression 
algorithm using a field programmable gate array.” Progress Report. NASA JPL TMO, 2001. 
Li, Xiaowen, et al. “A low power, fully pipelined JPEG-LS encoder for lossless image compression.” 
IEEE International Conference on Multimedia and Expo. Beijing, 2007. 1906-1909. 
Merlino, P. and A. Abramo. “A fully pipelined architecture for the LOCO-I compression algorithm.” 
VLSI Systems, IEEE Transactions 17 (2009): 967-971. 
Papadonikolakis, M. E., A. P. Kakarountas and C. E. Goutis. “Efficient high-performance 
implementation of JPEG-LS encoder.” Journal of Real-Time Image Processing 3 (2008): 303-
310. 
Savakis, A. and M. Piorun. “Benchmarking and hardware implementation of JPEG-LS.” Proceedings of 
the International Conference on Image Processing. 2002. 949-952. 
Virtex-5. n.d. June - November 2011. <http://www.xilinx.com/support/documentation/virtex-
5.htm>. 
Wahl, S., et al. “Exploitation of context classification for parallel pixel coding in JPEG-LS.” 
International Conference on Image Processing. 2011. 
—. “Memory efficient parallelization of JPEG-LS with relaxed context update.” Picture Coding 
Symposium. 2010. 142-145. 
Weinberger, M., G. Seroussi and G. Spario. "The LOCO-I lossless image compression algorithm: 
principles and standardization in JPEg-LS." Image Processing, IEEE transactions, vol. - 9, no. - 
8 (2000): 1309-1324. 
Wu, X. and N. Memon. “Context-based, adaptive, lossless image coding.” Communications, IEEE 
Transactions 45.4 (1997): 437-444. 
57 
 
 
 
 
 
 
 
 
 
 
Declaration 
 
All the work contained within this thesis,  
except where other acknowledged, was solely  
the effort of the author. At no stage was any  
collaboration entered into with any other party. 
 
 
 
_______________________________________ 
(Silvia Ahmed) 
 
 
